Introduction
Cadmium Telluride (CdTe), a group II-VI binary compound semiconductor has been widely studied due to its unique and versatile optoelectronic properties. Different features possess by the CdTe thin films make it a suitable semiconductor material that can be applied in different research areas such as and radiation detectors [1, 2] and in photovoltaic devices [3, 4] . Despite its numerous applications, the performance of CdTe devices can be limited due to tellurium precipitation during growth [5] . The presence of these Te precipitates is harmful to solar cell devices since these create defect levels which act as trap centres for photogenerated charge carriers. As explained by Fernández [5] , it is difficult to totally eliminate these Te precipitates either by modifying the growth conditions or post growth treatment conditions. Researchers working in and ray detectors have however devised some means of reducing the effect of these Te precipitates. Some of the techniques explored in reducing Te precipitates include Cl doping of CdTe thin films [6] , thermal annealing in Cd vapour and use of Ga melt [7] . The experimental work reported by Sochinskii et al. [7] showed that the dissolution of Te precipitates in CdTe single crystals can be achieved by annealing in Ga melt. Since the midgap defects known as killer centres in CdTe thin films originate from Te-richness [8] , finding a possible means of reducing these defects to the barest minimum would cause the efficiency of the CdTe-based solar cell device structures to further improve. between CdS/CdTe interface, reduction of series resistance and removal of some unwanted sources of defects such as Te precipitates [9, [11] [12] [13] . Therefore, since Ga which is a shallow donor in the Cd sites of CdTe thin films [5] has the potential of removing these Te precipitates and doping the material n-type; the incorporation of GaCl 3 into the universal CdCl 2 treatment has therefore been proposed in this work to be used as means of surface treatment to improve the efficiency of CdTe-based solar cells. This idea comes from the 3 knowledge exhibited by researchers working on and ray detector systems. It is expected that the complementary efforts of the three ions namely Ga 3+ , Cd 2+ and Cl -in the GaCl 3 +CdCl 2 solution would be more effective to combat Te precipitates and improve material quality.
Experimental details and techniques
There are numerous methods of depositing CdS and CdTe layers. As mentioned by Basol [14] , four techniques namely close-spaced sublimation, screen printing, chemical vapor deposition and electrodeposition have been successfully used to produce high efficiency CdTe-based solar cells. Electrodeposition technique with two electrode set-up has been used in this work to carry out the films deposition because it is a less expensive technique which does not require costly equipment [14] . The ED technique provides a medium for the electrolyte to be self-purified during growth [15] and it allows continuous deposition of the thin films [16] . It offers a platform for CdS and CdTe to grow as columns (that is, as nano and micro grains normal to the FTO substrate). The surfaces of FTO substrate are generally spiky and the application of DC voltage to the FTO substrate during electroplating produces high electric fields at these FTO spiky surfaces. Nucleation of materials occurs at these spiky points during ED because of the electric field present at the spikes. Due to the nature of most materials to grow best on their own surface, CdS and CdTe thin films grow perpendicular to the FTO surface while gradually increasing in diameter laterally [17] . This technique also allows the growth of n-and p-type semiconductor materials like CdTe simply by changing the growth parameters such as growth voltage and composition of the salts in the electrolytic bath [18, 19] .
The chemicals used were purchased from Sigma Aldrich. Since conducting substrates are required in electroplating, glass/fluorine-doped tin oxide (FTO) substrates having sheet resistance of 7 Ω/□ were used for this work. The glass/FTO substrates were cut into the required dimension and cleaned using soap solution in an ultrasonic bath for ~15 minutes.
After completing the ultrasonic cleaning, the substrates were rinsed in de-ionised water. The final cleaning was done by rinsing with methanol and washing in de-ionised water before being used as the working electrode in the electrodeposition set-up. The ultrasonically cleaned glass/FTO substrates were tied to a graphite rod using polytetrafluoroethylene film to function as the cathode commonly known as working electrode in a cathodic electrodeposition process while the anode is a high purity graphite rod.
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The CdS electrolyte was prepared using 0.3 M CdCl 2 (99.995% purity) and 0.03 M (NH 4 ) 2 S 2 O 3 (99% purity) in 400 ml of de-ionised water. The CdS layers used in this work were grown to a thickness of ~150 nm at an optimised cathodic potential of 1200 mV. The pH and temperature of the electrolytic bath were maintained at 2.50±0.02 and 80 o C respectively at the start of deposition. Similar work related to the growth and characterisation of CdS thin films using CdCl 2 and ammonium thiosulphate precursors has been published in details by Abdul-Manaf et al. [20] .
The CdTe electrolyte was prepared using 1 M CdSO 4 (99.999% purity) and 2 ml of dissolved TeO 2 (99.995% purity) in 800 ml of de-ionised water. It was ensured that the Te content in the electrolyte containing 1 M CdSO 4 was kept low due to the Te ability to deposit at low cathodic potential and faster than Cd. The CdTe layers used in this work were grown at an optimised cathodic potential of 1400 mV. The pH and temperature of the electrolytic bath were maintained at 2.00±0.02 and 80 o C respectively at the start of deposition. Full details of the growth and characterisation of CdTe thin films using CdSO 4 precursor has been published by Diso et al. [21] .
The CdTe layers grown at optimised cathodic potential of 1400 mV is n-type in electrical conduction. n-CdTe is used in this work due to its numerous advantages over p-CdTe. The resistivity of p-CdTe has been reported to be higher than those of n-CdTe [22] . The experimental work carried out by the corresponding author of this work on the resistivity of as-deposited p-and n-CdTe thin films at room temperature also showed that p-CdTe thin films have higher resistivity of 8.64 × 10 5 Ω.cm while n-CdTe thin films have lesser resistivity of 2.11 × 10 4 Ω.cm [23] . For semiconductor materials to possess higher mobility, they must have reduced resistivity according to the mathematical relationship
assuming the concentration of charge carrier is uniform. Due to the reduced resistivity in nCdTe, the mobility of charge carriers in n-CdTe are generally higher than those of p-CdTe; this makes the electrons and holes generated after photon absorption to be quickly transported to the external circuits where they are collected for useful current generation [24] . Yang et al.
[22] also reported higher resistivity and lower mobility for p-CdTe layers grown at potential of perfect stoichiometry (PPS). The authors observed a type conversion from p-CdTe to nCdTe after annealing the PPS grown p-CdTe layer at 350 o C. For the converted n-CdTe layers, the authors reported higher electron mobility and reduced resistivity when compared to the p-CdTe.
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The majority charge carriers in n-CdTe are electrons while the majority charge carriers in pCdTe are holes; due to the higher mobility of electrons than holes [25] , the level of R&G within the device structure having n-CdTe as the main absorber material is reduced and this can lead to enhancement in the output J sc since most of the generated charge carriers are effectively separated and transported to external circuits before recombining with one another. The higher mobility values observed in n-CdTe may also be explained in terms of the effective mass of the charge carriers since the effective mass of hole is heavier than that of electrons in CdTe [26] . As explained by Sze and Ng, mobility increases with decrease in effective mass. The minimal value of effective mass in n-CdTe impact high thermal velocity to the charge carriers and this makes them to be less deflected by Coulomb scattering [27] .
Another important difference between n-type CdTe and p-type CdTe can be seen in the location of their depletion region when these CdTe layers with different conductivity types are incorporated into solar cell device with the structure glass/FTO/CdS/CdTe/metal contact.
Figs. 1a and 1b show the likely positions where depletion region can be formed when p-CdTe and n-CdTe are respectively used as absorber layer to n-CdS window layer. The depletion region occurs within the band bending region and it is also the area where the electric field is being built. The strength of electric field in this region determines how the photo-generated charge carriers would be separated and transported to the external circuits.
The device type formed from glass/FTO/n-CdS/p-CdTe/Au is known as the p-n junction device. The depletion region for this type of device is formed at the interface between the nCdS and p-CdTe as illustrated in Fig. 1a . The device type formed from glass/FTO/n-CdS/nCdTe/Au is known as Schottky barrier device. This type of device structure consists of interface from n-n heterojunction (HJ) and large Schottky barrier. The n-n HJ is formed between n-CdS and n-CdTe while the large Schottky barrier is formed between the n-CdTe and metal contact. The depletion region for this type of device is formed at the junction between the metal contact and the semiconductor. In most cases, the depletion region can extend from the n-CdTe into the n-CdS layer if the device structure is almost fully depleted as illustrated in Fig. 1b . The device structure glass/FTO/n-CdS/n-CdTe/Au can also be referred to as n-n+Schottky barrier (n-n+SB).
By comparing Fig. 1a with Fig. 1b , it could be seen that the probability of obtaining an almost fully depleted device is higher in n-n+SB than p-n device structure. A device which is almost fully depleted will experience low level of electron and hole recombination within the 6 device structure after the generation of the photo-generated charge carriers. For instance, the striking of a photon of adequate energy on the depletion area of the device structure generates electron and hole pairs. In both Figs. 1a and 1b, the electron moves towards the FTO electrical contact while the hole moves towards the Au electrical contact. This movement is facilitated as a result of the built-in electric field within the device structure. The region of the semiconductor material in the device structure where band bending does not take place is known as the neural region [28] and this region is known to contribute to the resistance of the bulk of the semiconductor material which make up the device structure. Thus the larger the neutral region, the more would be the resistance that the photo-generated charge carriers have to overcome for them to be successfully transported to the external circuits [29] . This resistance is likely to be more in the p-n junction device illustrated in Fig. 1a due to the presence of neutral region on both sides of the depletion region. If the photo-generated charge carriers are not able to overcome this resistance before getting to the external circuits, the chances of both generated electrons and holes recombining within the bulk of the material before getting to the external circuits would be high. This recombination can therefore lead to a reduced J sc value in a p-n junction device.
In Fig. 1b , the neutral region only exists on one side of the depletion region (this side is to the left as illustrated in Fig. 1b . Either the device is fully depleted or not in n-n+SB device structure, the chances of electrons and holes recombining within the device structure is minimised. This is because holes are easily transported to the Au contact since there is no neutral region which can obstruct its movement. With the quick transportation of holes to the external circuit, the electrons are not able to easily recombine with holes after their generation. For an almost fully depleted device structure, the distance in which the photogenerated electrons would travel through would be small before getting to the external circuit.
This means that for n-n+SB device structure, the resistance offered to the electron flow is small and this can make the electron to be transported with little or no obstruction to the FTO contact while the holes are quickly moved to the Au contact. This process thus leads to collection of more charge carriers at the output of device structure shown in Fig. 1b . With the collection of these charge carriers, the output J sc of the n-n+SB can therefore be enhanced.
This possibly explains one of the reasons why high J sc values are observed in the n-n+SB device structures [24] . This same explanation can equally be applied to n-n-n+SB device fabricated from multi-junction graded bandgap solar cells with the structure glass/FTO/nZnS/n-CdS/n-CdTe/Au. 
Preparation of GaCl 3 and CdCl 2 solution for surface treatment before annealing
The initial GaCl 3 aqueous solution was prepared by using gallium (III) sulphate as Ga 3 and CdCl 2 mixture were put together in 100 ml beaker and it was continuously stirred to obtain homogeneity before being used as surface treatment to CdTe thin films. Drops of the mixed solution were then applied to the top surface of the device structure with the aid of laboratory pipette and the solution was uniformly spread on the CdTe thin film surface. The device structure was allowed to dry in air before annealing inside a temperature controlled furnace. The initial device structures were subjected to different annealing conditions.
Chemical etchants used for device processing
After annealing in air, the device structures were allowed to cool down before chemically etching the top surface. The chemical etchants used are acidic etchants and alkaline etchants.
Etching is usually carried out to remove any form of surface impurities on the layer; by so doing, a cleaner surface with reduced defects is being ensured. Surface contaminations such as oxides formed on the CdTe top surface during heat-treatment in air can be removed during etching process [30] .
These two etchants can help in modifying the CdTe surface stoichiometry before metal contact evaporation. For instance, acidic etchants attack Cd preferentially and leave the CdTe thin films with a Te-rich surface while the alkaline etchants attack Te preferentially and leave a Cd-rich surface [31] . The acidic etchant was prepared by dissolving 1 g of potassium dichromate (K 2 Cr 2 O 7 ) in 20 ml of deionised water; this was followed by the addition of 1 ml of concentrated H 2 SO 4 acid into the prepared solution. The alkaline etchant was prepared by dissolving 0.5 g of NaOH and 0.5 g of Na 2 S 2 O 3 in 50 ml of de-ionised water. The alkaline etchant solution was heated up to a temperature of ~60 o C before being used. The device structures were dipped inside the acidic etchant solution for ~5 seconds after which they were removed and rinsed in de-ionised water before being transferred to the alkaline solution for etching. The alkaline etchant duration was ~120 seconds.
After performing the alkaline etching, the device structures were rinsed again in de-ionised water, dried with nitrogen gas before being transferred to the vacuum coating system for back contact metallisation. It is essential to quickly transfer the etched layers into the vacuum coating system to prevent the surface from oxidising. Oxidation of the top surface can be at times useful since it creates an insulating (I) layer between the metal and semiconductor [32] .
If the created I layer is very thin, it can act as a de-coupler between the metal and 9 semiconductor and this tends to increase the band bending at the interface [33] . However, if the created insulating layer is very thick, it introduces additional series resistance to the solar cell device structures, decreases the short-circuit current density and causes a deterioration of the solar cell conversion efficiency [27] . The final stage of the solar cell device fabrication before device assessment is the deposition of Au back contact. The metal coatings were done using Edwards Auto 306 vacuum metalliser at a chamber pressure of 10 -7 mbar. The diameter and thickness of the Au contacts are 2 mm and ~100 nm respectively. The solar cell active area is ~0.031 cm 2 .
What happens when the top surface of CdTe layers are treated with Ga
As explained by Basol [14] , the likely intrinsic defects in CdTe thin films are cadmium Similarly, Fernández [5] reiterated the possibility of Ga atoms to diffuse from Ga melt into the CdTe wafer during annealing of the wafers in Ga melt. Fernández [5] explained that when Ga diffuses into the CdTe wafer, the donor concentration is increased as a result of Ga atoms residing in Cd sites. Either Ga is used as a dopant or for treatment purpose to remove Te precipitates, Chu et al. [10] and Fernandez [5] both explained the possibility of Ga atoms being in Cd sites.
If the n-CdTe top surface is chemically treated with solutions containing trivalent atoms such as gallium (Ga), it is therefore possible for Ga being a trivalent atom to displace Cd in CdTe to form Ga Cd Te. Two out of the three valence electrons in the Ga atoms are involved in forming covalent bonds with the six valence electrons of the neighbouring Te atoms. The remaining one negatively-charged electron which does not take part in bond formation becomes free and available for conduction; this conduction electron is now donated to the crystal lattice in the conduction band. The Ga atom is therefore called a donor atom when it displaces Cd in its site due to its ability to give out a free electron for conduction. Fig. 2a shows 
Results and Discussion

Effect of different post deposition treatments on optical and structural properties of CdTe absorber layers
The effect of different treatment conditions have been studied on the optical and structural properties of CdTe thin films. For the optical study, the graph of absorbance square versus the photon energy is shown in Fig. 3 while the diagram in the inset of Fig. 3 shows the bar chart representation of how the bandgap changes with un-treated and treated CdTe thin films. corresponds to the bandgap of bulk CdTe layers. By visually observing the spectra in Fig. 3 , the optical absorption spectrum labelled GC+CC is the most absorbing spectrum and it has sharper absorption edges than the AD, HT and CC-CdTe thin films.
To further determine which of the CdTe post deposition treatment conditions give the highest absorption edge, the slope of each of the spectrum in Fig. 3 deposition treatment conditions and the results are shown in Fig. 4 . These post deposition treatment conditions will be referred to as sample status in this paper. In Fig. 4 , the plot of energy bandgap versus sample status was also plotted on the same graph with absorption edge slope for comparison purpose and to deduce the relationship between absorption edge and energy bandgap (E g ). The result in Fig. 4 shows that GC+CC-treated CdTe films with the least E g has the highest absorption edge slope while AD-CdTe films with the highest E g has the least absorption edge slope. As seen from Fig. 4 , the relationship between E g and absorption edge slope is therefore an inverse type. As explained by Han et al. [37] , semiconductor materials with sharper absorption edge will have lesser impurity energy levels and defects in the thin film. The explanation given by Han et al. [37] demonstrates the possibility of GC+CC-treated CdTe layers to have lesser defects. Another advantage of having a sharp absorption edge is that it allows more photons to be absorbed even when the CdTe thickness is of few microns [30] .
This optical result therefore shows the possibility of having better solar cell efficiency if mixtures of GaCl 3 and CdCl 2 solutions are used in treating solar cell device structures. The larger bandgaps recorded in AD-CdTe thin films could arise as a result of quantum effects caused by smaller grains in the material [38, 39] while the small slope of absorption edge can be due to presence of large defects in the as-deposited materials thus making them unsuitable for solar cells fabrication in its present form [37] . Therefore the crystal phases of the AD-, CC-, and GC+CC-CdTe thin films are cubic. (111), (220) and (311) peak intensities versus the sample status is shown in Fig. 6 to further demonstrate the significant contributions made by Ga addition into CdCl 2 solution. The high (111) peak intensity in GC+CC-CdTe is an indication of improved and higher crystallinity as compared to CC-CdTe and AD-CdTe thin films. It is a well-established fact in the literature that post deposition treatments using CdCl 2 solution improves the crystallinity of CdTe layers [17, 36] .
Our present investigation shows that the crystallinity of CdTe thin films can further be enhanced via a mixture of GaCl 3 and CdCl 2 treatment solution. The size of the crystallites (D) were estimated using the standard Scherrer's equation,
where  is the full width at half maximum (FWHM) measured in radian,  is the X-ray wavelength (0.154 nm) and  is the Bragg's angle measured in degrees. The values of the crystallite sizes are also given in Table 1 .
A sudden orientation change in CdTe thin films has recently been identified [17] . When heattreated at 385 ± 5 o C, the grain boundaries melt and the randomisation of grains take place. At this point, intensity of (111) plane collapses and (220) and (311) peak intensities increase.
However, further increase in temperature with CdCl 2 again increase (111) peak intensity; this trend has clearly been achieved in CC-CdTe samples. It is really interesting to observe further increase in (111) peaks for GC+CC-CdTe. This shows that CdTe layers improve much better in the presence of GaCl 3 and CdCl 2 . Therefore, the device performance should improve with Ga addition.
The Raman results obtained for AD-, CC-and GC+CC-CdTe thin films are illustrated in Fig.   7 . The peaks of the Raman spectra were observed at 123 cm -1 , 140 cm -1 , 165 cm -1 and 328 cm The efficiencies obtained from this initial work are generally very poor; however, it could be seen that each of the treatment used played a key role in improving some of the solar cell parameters. For instance, with reference to Table 2 , it was observed that solar cells made from device structures treated with GaCl 3 only had the highest FF while the highest J sc was observed in the device structures treated with CdCl 2 only. Overall, the lowest efficiency was observed in the solar cells fabricated from samples that were not subjected to any chemical treatment before annealing.
The series resistance and shunt resistance of each of these cells were also measured under AM1.5 illumination conditions. The HT-device structure was found to have the highest R s .
After HT-and GC-device structures. The highest R sh value was observed in GC-device structure;
this value is more than four times and twelve times higher than the R sh values observed in HT-and CC-device structures respectively. It is a well-known fact that low R sh and high R s values cause a significant reduction in FF. Therefore, the improvement in FF of CC-device structure as compared to the HT-device structure can be explained in terms of its lower R s value while the much better FF observed in GC-device structure with respect to other treatments can be attributed mainly to increased R sh value.
The result from this initial work led to the decision made in using a mixture of GaCl 3 and CdCl 2 solution for surface treatment in the subsequent experimental investigations reported in this paper. Based on the initial work, it is expected that the mixture of GaCl 3 and CdCl 2 solution would enhance all solar cell parameters. The J-V curves of the cells described in Table 2 are shown in Fig. 8 . comparable with each other [40] . Table 3 shows the summary of I-V parameters obtained under AM1. Table 3 . The annealing temperature and time for samples in Table   3 are 400 o C and 15 minutes respectively. Te precipitates, reduce structural defects and doping effects [5] . Further experimentation on Ga inclusion is in progress.
Removal of Te precipitates can take place when CdTe thin films are deposited or when their surfaces are treated in a medium containing Cd or Cl ions [41, 42] . As previously explained in section 1.0 and reported by Sochinskii et al. [7] and Fernandez [5] all solar cell parameters was observed in Table 3 when compared to the initial results stated in Table 2 . As seen in showed improved solar cell parameters especially in the J sc and FF. It could also be observed from Table 3 that the incorporation of Ga into CdCl 2 treatment solution has helped in further reducing the R s as seen from sample GC+CC treated device structures. The J-V curves of the two cells stated in Table 3 are diagrammatically shown in Fig. 9 . Table 4 . Both CC-and GC+CC-treated samples have reduced R s and increased R sh value as compared to the previous results discussed in Table 3 . This improvement can be mainly attributed to the presence of ZnS which acts as a buffer layer and also partake in the grading of the device structure. The effect of Ga incorporation into the CdCl 2 treatment could also be seen in the R s reduction from 306 
